Abstract-A Built-In Self-Test (BIST) approach has been proposed for functionality measurements of analog circuitry in mixed-signal systems. The BIST circuitry consists of a direct digital synthesizer (DDS) based test pattern generator (TPG) and multiplier/accumulator (MAC) based output response analyzer (ORA). In this paper we investigate and discuss the effects of phase delay on analog functionality measurements in mixed-signal systems when using MAC-based ORAs. We show that phase delay has a critical impact on measurement results and that the MAC-based ORA is an effective method for measuring phase delay.
I. INTRODUCTION AND BACKGROUND
M ixed-signal Built-In Self-Test (BIST) is now in more demand than ever. First, analog functionality tests based on the traditional methodology of manual testing costs much more money and time due to the ever-increasing operational frequency and complexity of modern mixed-signal integrated circuits (ICs). For example, radio frequency integrated circuit (RFIC) test cost can be as high as 50% of the total cost, depending on the complexity of the functionality to be tested [1] . Second, the operational frequency and complexity of modern mixed-signal ICs make it difficult to perform test on these ICs. Finally, with a rapidly increasing level of integration, the number of input/output (10) pins does not increase accordingly such that observability of internal components is lower compared with traditional ICs [2] . Therefore, it becomes more attractive to automate the analog testing process with low-cost, built-in test circuitry.
In order to perform a suite of analog functionality tests, such as linearity, frequency response, and noise figure (NF) measurement, in a BIST environment, the frequency spectrum of the signal coming from the device under test (DUT) needs to be measured and analyzed by an output response analyzer (ORA) included in the BIST circuitry [3] . A few techniques have been proposed to perform on-chip frequency-domain testing of mixed-signal circuits in [4] - [7] . However complete analog tests such as frequency response, linearity, and noise measurements [1] .
A new mixed-signal BIST approach has been proposed which includes a direct digital synthesizer (DDS) based test pattern generator (TPG) and multiplier/accumulator (MAC) based output response analyzer (ORA). Because the signal is in digital form, it is easy to include different modulation capabilities in the DDS. Therefore, many analog functional tests, such as magnitude and phase response in the frequency domain, 3rd order intercept point (IP3) and noise figure (NF) can be performed in this architecture [1] . Some experimental results for IP3 and frequency response (both phase and gain) using this BIST architecture have been presented in [1] to demonstrate the feasibility and accuracy of the BIST approach.
In this paper, we discuss the effect of phase delay on the implementation and accuracy of the MAC-based ORA. In addition, through experimentation with the BIST circuitry, a simple comparison between the MAC-based ORA and FFT-based BIST scheme is also presented. The paper is organized as follows. Section 2 gives an overview of the BIST approach. This is followed by a detailed discussion of the effect of phase delay on the MAC-based ORA in Section 3. Some experimental results related to the MAC-based ORA are presented in Section 4 and the paper concludes in Section 5.
II. OVERVIEW OF BIST ARCHITECTURE
The mixed-signal BIST architecture, illustrated in Fig. 1 , is capable of accurate on-chip analog functional measurements [1] . In order to minimize the area and performance penalty on the analog circuitry, the majority of the BIST circuitry resides in the digital portion of the mixed-signal system. The digital portion of the BIST circuitry includes a DDS-based TPG, a MAC-based ORA, and a test controller.
The test scheme utilizes the existing digital-to-analog converters (DACs) The DDS-based TPG consists of three numerically controlled oscillators (NCOs) and utilizes the existing DAC from the mixed-signal system to complete the DDS. Fig. 2 shows a more detailed view of the numerically controlled oscillator (NCO) used in the TPG. The phase accumulator is used to generate the phase word based on the frequency word f and the initial phase word 9. Then the NCO utilizes a look-up table (LUT) to convert the truncated phase word sequence to a digital sine wave sequence shown in Fig. 2 . The output sine wave frequency is determined as
where n is the word width of the phase accumulator. The digital sine wave serves two purposes. One purpose is to produce an analog stimulus to the DUT through the DAC. The other is to provide in-phase and out-of-phase test tones for the MAC-based ORA.
From (2) and (3), it can be seen that DC1 and DC2 are the in-phase and out-of-phase components of the signalf(nTclk) at frequency c. The signal f(nTclk)'s Fourier Transform F(w) can also be expressed through DC1 and DC2 according to the following formula: From the function F(w), the amplitude A(0) and the phase z5(co) of the spectrum can be derived as follows: The ORA consists of two sets of NxN-bit multiplier and M-bit accumulator pairs with each MAC performing in-phase and out-of-phase analysis respectively. In the design of the ORA, N is the number of bits from the DDS and ADC and M is chosen such that K<2M 2N, where K is the length of the BIST sequence in clock cycles. A more detailed description of how the MAC-based ORA works is given in the following section.
III. OVERVIEW OF PHASE DELAY While performing the frequency response, linearity and NF measurements, fl(nTclk) and f2(nTclk) is set to cos(aTclk) and sin(aTclk) respectively. As a result, the DC1 and DC2 accumulator values can be described as where A4(co)=tg (5) path from the TPG to the ORA (refer to Fig. 1 ).
The phase delay is an important issue to the MAC-based ORA because it will affect the accuracy and implementation of the BIST approach. Once the phase retardation z5(w) is determined based on (6), A(0) can be measured through DC, according to (7) if the test tone generated by NCO can be phase-adjusted using 4o(oc). However, with pre-determined 50(69), A(0) can also be calculated as follows:
A(w) (8) cos Ai(w) sin AOu(c)
For an on-chip test, we don't have to set up a full-length arctan LUT to get the exact phase delay from DC, and DC2.
First the quadrant of J0(m) can be determined from the sign bits of DC, and DC2. Before we further the discussion, we define a new term, the absolute phase offset of z5(w) in the corresponding quadrant and it can be calculated through the formula as
The relationship between A5(ca) and Ai5(ca) is shown in Table I . Therefore, A5(ca) can be identified with A75(ca) whose value range is [0, 45 ] . Upon the analysis until now, the arctan LUT can be decreased by half. Furthermore, the arctan(DC2jDCI) can be represented by the ratio of the DC2/DC1 when DC2/DC1 is very small. So the length of the arctan LUT can be compressed further such that the hardware resources used by the phase calculation can be minimized. Basically, there are three techniques to measure and calibrate the phase delay. One is to adjust the phase of the outgoing test tone in the NCO such that the DUT output is in phase with the signal to be mixed in the ORA and then make the amplitude measurement. The second approach is to calculate the corrected amplitude according to (8) . The last method is to obtain the amplitude directly from DC1 and DC2
as follows:
All these three approaches have their own advantages and disadvantages. The most attractive merit of first approach is that it doesn't require any extra circuitry to calculate the amplitude once the phase delay is determined. However, there are also some disadvantages associated with it. First, an extra accumulation sequence is required to obtain the amplitude response, which will slow down the processing speed and lengthen testing time. Second, this approach cannot be used for MF measurement. Usually the noise in electric devices is modeled as a white Gaussian noise process with time-varying phase, which makes it impossible to perform NF measurement through (7) .
Compared with the first approach, the second technique can perform the phase and amplitude measurement almost simultaneously and does not have the constraints that the first approach has for the NF measurement. However, extra hardware to realize the division and sinusoidal operation shown in (8) is required.
A common problem associated with the first two approaches is that their amplitude calculation is based on the phase delay determined beforehand. So if there is any error in the phase delay calculation, the error will propagate to the subsequent amplitude calculation. However, the third approach doesn't have this drawback because the amplitude and phase are calculated independently through (6) and (10), but the cost is the extra hardware to implement the square and square root operations. Fig. 5 . The other curve in the figure represents the phase delay caused by the DAC/ADC pair and Amplifier measured by modified BIST circuitry. Comparing these two curves, we can see that they are close to each other, which also shows that the phase delay in the DAC/ADC contributes to most of the phase measurement error in [1] . 2.5 A. Phase Delay Introduced by BIST Circuit
The sensitivity and accuracy of the measurements that can be obtained with this BIST approach can be particularly illustrated from a design error in the original BIST circuitry implemented in [1] . We found that there was an extra clock cycle delay in the path from the TPG, through MUX4 (see Fig. 1 ), to the ORA. Working in this mode, the BIST circuitry bypasses the DAC, DUT, and ADC totally and should introduce no phase delay. However, Fig. 3 shows a phase delay measured by the original BIST configuration in [1] . When the extra delay was removed, the phase response shown in Fig. 4 was obtained. Fig. 4 also illustrates that linear phase delay error is introduced by the ORA if the accumulation does not stop at an integer multiple of the period of the sine wave used to make the phase measurement. The reason is that the accumulation cannot totally cancel the non-DC signal shown as the "humps" in the curves of both Fig. 3 and Fig. 4 . While performing measurements on the DUT, the test signal must pass through the external path composed of the DAC with amplifier for low pass filter, the DUT and the ADC. So actually, the measured phase response is the total phase delay caused by all these four devices together. Therefore, the phase delay introduced by the DAC/ADC pair and amplifier also needs to be well calibrated out. Fig. 5 illustrates the impact of this kind of phase delay on the accuracy of the BIST circuitry. The reported phase response measured by the BIST circuitry in [1] shows an apparent error between the phase measurement done by original BIST The MAC-based ORA was modeled in Verilog with parameterized number of input bits (N, which corresponds to the number of multiplier bits) and number of output bits (M, which corresponds the number of accumulator bits) to support the requirement for applications with varied bit-width. In our implementation, the BIST circuitry is synthesized into a Xilinx Spartan XC2S50 FPGA. Table III and IV summarize the resources required to implement the MACs as a function of different values for N and M.
As can be seen, when M increases, the logic required to realize the accumulator will increase correspondingly. Table  III and Table IV a requires exactly one slice for every two bits of the accumulator. However, the complexity of a multiplier increases much faster than an accumulator with increasing size, which is also illustrated by Table III and Table IV. The MAC-based ORA can be also compared to the FFT-based BIST approach proposed in [7] and the FFT implementations in [9] . For a 256 point FFT with a 32 point approximate kernel, [7] used a XC2V8000, which itself is almost 250 times larger than the XC2S 15 device, for implementation of that FFT-based BIST approach. The maximum clock frequency of that approach was reported to be between 1 and 2 MHz while our approach will operate at 48.5 MHz. Tables III and IV would only require one  multiplier and 22 slices. From such a comparison, we can conclude that the MAC-based ORA is much simpler and cheaper, and can also achieve some flexibility that the FFT-based approach cannot provide. For example, the maximum number of the points that an FFT processor can compute is fixed, such that it is difficult to adjust the frequency resolution when using an FFT-based approach. Instead, the frequency resolution can be easily tuned with the step size of the sweeping frequency in our ORA. In addition, we are typically only interested in several frequency points or in a narrow bandwidth, which can be done easily using our ORA scheme while FFT-based scheme has to compute a great amount of information that may be useless because FFT processes the whole frequency domain at one time. The trade-off is in test time since the FFT can compute the entire frequency spectrum concurrently, while our MAC-based ORA measures one frequency component at a time.
V. CONCLUSIONS In order to avoid the drawbacks associated with the conventional approaches to perform the mixed-signal testing and measurement, a BIST scheme has been proposed using a DDS-based TPG and a MAC-based ORA [1] . Both the theoretical analysis and experimental results from actual measurements show that the phase delay is very important to the implementation and accuracy of the MAC-based ORA. In comparison with the FFT-based approach, the MAC-based ORA can be realized using much more flexible and simpler BIST circuitry with less area penalty, which is what an ideal BIST scheme is supposed to be.
